Abstract-The synchronous residual time stamp is widely implemented for the transport of the service clock associated with continuous bit-rate services in asynchronous transfer mode adaptation layer 1. We present a new approach to service clock regeneration, which is simple to implement and can be proven to be correct.
I. INTRODUCTION
A SYNCHRONOUS transfer mode (ATM) networks continue to be deployed in access and backbone networks and are required to internetwork with existing communication networks including the public switched telephone network (PSTN). The ATM application adaptation layer 1 (AAL1) has been defined [1] for the transport of continuous bit rate (CBR) signals in ATM, including a wide range of existing plesiochronous digital hierarchy signals [2] , [3] .
Transport of CBR signals requires transfer of the timing information of the signal (the service clock) to allow reconstruction of the signal at the destination, and this function is an important aspect of the AAL1. Within the standard describing the AAL1, two methods have been approved for carrying out this task. The adaptive clock method is, in fact, a class of methods [1] in which the service clock is reconstructed at the receiver by adjusting a local clock so that the level of the receive buffer is maintained at a fixed level [1] , [4] , [5] . The second method proposed is the synchronous residual time stamp (SRTS) method [1] , [6] - [8] which has been widely implemented.
An important aspect of the SRTS method is the regeneration of the service clock at the destination. The earliest published regeneration technique appears in [6] . Other techniques for service regeneration have also appeared in patents [9] - [11] .
In this letter, we present a new, simple-to-implement method of service clock regeneration, and we prove its correctness. The letter is organized as follows. In Section II, we provide a brief review of the SRTS method. In Section III, we present the new method of destination service clock recovery. Our conclusions are presented in Section IV.
II. OVERVIEW OF THE SRTS METHOD
End-to-end timing transfer for CBR services carried over AAL1 [1] , [6] associated clock, known as the service clock. Fig. 1 shows the essential elements involved in the SRTS method. A counter is clocked by a reference clock, which has a frequency of . A -bit latch is used to capture the value of the counter at regular instants of the service clock divided by . The output of the -bit latch is referred to as the residual time stamp (RTS). The block diagram in Fig. 1 also shows the need for a "synchronizer" to reduce the probability of metastable failure in RTS generation, as shown in [12] . Metastability occurs in latches when the input signals fail to meet setup and/or hold times with respect to the clock input, due to the asycnhronism between the input signals and the clock [13] , [14] . Metastability cannot be eliminated when asynchronism exists, but can be managed so that the failure rate due to metastability can be controlled to an acceptable level by the use of an appropriate synchronizer.
A timing diagram for the SRTS generation process is also shown in Fig. 1 . The exact number of reference clock cycles in , one period of the divided-down service clock, is given by , which is normally not an integer. The integer part of , denoted by , is the number of reference clock cycles between successive latched -bit counter outputs. The value, which is the output of the -bit latch during the th interval, is related to as follows:
where is the minimum number of bits to represent the RTS, where it is still uniquely identifiable [1] , [6] . It should be noted that the SRTS method inherently introduces jitter in the encoded representation of the divided-down service clock. That is, the pulse stream with interpulse intervals given by is not perfectly periodic, and hence, has jitter. It has been shown [6] , [12] that this jitter is similar to the so-called waiting-time jitter, produced by justification techniques such as bit stuffing [15] .
In the ATM standards [1] , four bits are used for the RTS, and thus, . Furthermore, only one bit in the AAL1 header of cells with an odd sequence number is reserved for carrying the RTS. Thus, it takes eight AAL1 ATM cells to fully transmit each four-bit RTS [1] . In the ATM network, the cells carrying the RTS may be subject to cell-delay variation. The cell-delay variation is constrained by network dimensioning and resource allocation, but nevertheless exists [16] . As a result, the rate of arrival of the RTS bits at the destination will vary, and so will the apparent arrival rate of the RTS as it is reconstructed from the serial bitstream.
At the destination, a first-in first-out (FIFO) buffer is used to absorb the cell-delay variation [16] , as illustrated in Fig. 2 . Reading from and writing to the FIFO are both synchronous to the reference clock, which may be recovered from the incoming bitstream or derived from the locally available network clock. RTS values are read from the FIFO into the clock regeneration module. The regenerated clock pulses provide the load signal to the FIFO, and are input to a phase-lock loop (PLL).
A. Existing Approach to Timing Signal Recovery at the Destination
The first approach reported in the literature for reconstructing the service clock [6] produces a pulse stream with interpulse intervals after an initial synchronization phase. The key elements of this first approach are illustrated in Fig. 3 . As described in [6] , the -bit comparator generates a pulse when the output of the free-running -bit counter equals the received RTS. After the first pulse, this results in a pulse every cycles. The second counter counts down from , generating a gating pulse which selects the correct comparator pulse, since , where is the range of possible values for . The chosen comparator pulse provides the reset pulse, and the time intervals between reset operations are given by the successive values . The pulse stream that can be constructed with interpulse intervals given by may then be multiplied up by and filtered using a PLL. 
III. NEW APPROACH TO TIMING SIGNAL RECOVERY AT THE DESTINATION
In this section, a new approach to recovery of the service clock at the destination is described. This new approach also produces a pulse stream with interpulse intervals as does the method in [6] , but does not involve any feedback path for initial synchronization, and the computation of the sequence is memoryless. The generation of the pulse stream from this sequence involves a presetable down counter. A proof of correctness for the new method is in the Appendix. Simulations have also been used to confirm that the new method can regenerate the correct value of . Fig. 4 shows the new method of regeneration where the nominal portion which must be held at the receiver is , where is the tolerance of the service clock. As is the smallest possible value of , other values of can be calculated from it by addition. The first step in the process is to recover the least significant bits (LSBs) of by subtracting (modulo ) successive RTS values. To find the value of , subtract (modulo ) the LSBs of from the recovered LSBs of , and add the result of this second subtraction to . The new method of regeneration is simpler and avoids one feedback loop present in the method of [6] . In particular, it avoids the need to generate RTS values at the destination and for complicated gating circuitry.
A pulse stream with interpulse interval given by can be constructed by loading successive into a loadable down counter, which is clocked by the clock of frequency . Clearly, if , then the pulse stream will match exactly the divided-down service clock quantized to cycles of the reference clock at the source. The pulse stream will have only the inherent jitter due to the process of quantizing the divided-down service clock to the reference clock at the source. The pulse stream can be multiplied up by and filtered to produce a service clock with low jitter [12] . In practice, the reference clock at the destination will have jitter and wander with respect to the reference clock at the source. Thus, the pulse stream produced by the new method will contain this jitter and wander component.
IV. CONCLUSION
The new approach for timing signal recovery in the SRTSbased system presented in this letter is simple, and involves the memoryless computation of the number of reference clock cycles in the divided-down service clock corresponding to each received residual stamp value. It has been proven analytically that the method produces the correct sequence of output clock periods corresponding to the divided-down service clock. Reproducing the correct sequence of output clock periods at the destination is not the endpoint of timing signal recovery. As the output clock signal is a jittered and divided-down version of the original service clock, it needs to be filtered by a PLL, which will also multiply up its frequency by the appropriate amount. It can be shown that the design of the SRTS method is such that [6] , and so it follows that (A-4) and hence, that , in which case , and so the final step in the process becomes (A-5)
